


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office
Search Results
BROWSE**SEARCH****IEEE XPOLE GUIDE**

Results for "((gupta<and>najm)<in>metadata)"



Your search matched 7 of 1263585 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance in Descending order**.
» Search Options
[View Session History](#)
[New Search](#)
Modify Search


 Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key
IEEE JNL IEEE Journal or Magazine

Select Article Information
IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

 1. **Power modeling for high-level power estimation**

Gupta, S.; Najm, F.N.;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume 8, Issue 1, Feb. 2000 Page(s):18 - 29

Digital Object Identifier 10.1109/92.820758

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(300 KB\)](#) IEEE JNL

IEEE STD IEEE Standard

 2. **Analytical models for RTL power estimation of combinational and sequer**

Gupta, S.; Najm, F.N.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction: Volume 19, Issue 7, July 2000 Page(s):808 - 814

Digital Object Identifier 10.1109/43.851996

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(212 KB\)](#) IEEE JNL

 3. **Energy and peak-current per-cycle estimation at RTL**

Gupta, S.; Najm, F.N.;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume 11, Issue 4, Aug. 2003 Page(s):525 - 537

Digital Object Identifier 10.1109/TVLSI.2002.800534

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(721 KB\)](#) IEEE JNL

 4. **Power macro-models for DSP blocks with application to high-level synth**

Gupta, S.; Najm, F.N.;

Low Power Electronics and Design, 1999. Proceedings. 1999 International Syr 1999 Page(s):103 - 105

[AbstractPlus](#) | Full Text: [PDF\(228 KB\)](#) IEEE CNF

 5. **Energy-per-cycle estimation at RTL**

Gupta, S.; Najm, F.N.;

Low Power Electronics and Design, 1999. Proceedings. 1999 International Syr 1999 Page(s):121 - 126

[AbstractPlus](#) | Full Text: [PDF\(448 KB\)](#) IEEE CNF

 6.

Analytical model for high level power modeling of combinational and seq

Gupta, S.; Najm, F.N.;

Low-Power Design, 1999. Proceedings. IEEE Alessandro Volta Memorial Worl 4-5 March 1999 Page(s):164 - 172

Digital Object Identifier 10.1109/LPD.1999.750417

[AbstractPlus](#) | Full Text: [PDF\(6012 KB\)](#) [IEEE CNF](#)

7. **Power Macromodeling For High Level Power Estimation**

Gupta, S.; Najm, F.N.;

Design Automation Conference, 1997. Proceedings of the 34th June 9-13, 1997 Page(s):365 - 370

[AbstractPlus](#) | Full Text: [PDF\(572 KB\)](#) [IEEE CNF](#)

 View Selected Items

[Help](#) [Contact Us](#) [Privacy & :](#)

© Copyright 2005 IEEE –



	Type	L #	Hits	Search Text	DBs	Time Stamp
1	BRS	L1	618	703/13.cccls.	USPAT	2005/11/30 10:28
2	BRS	L2	118	703/14.cccls. and (circuits same power)	USPAT	2005/11/30 10:29
3	BRS	L3	30	703/14.cccls. and (circuits same power) and (cycles)	USPAT	2005/11/30 10:29
4	BRS	L4	1	703/14.cccls. and (circuits same power) and (cycles) and derivatives	USPAT	2005/11/30 10:29
5	BRS	L5	0	(circuits and cycles and power).ti.	USPAT	2005/11/30 10:32
6	BRS	L6	29	(cycles and power).ti.	USPAT	2005/11/30 10:32